Skip to content
Previous Year Question Paper

CSIT-304 - Digital Circuits & System (DSC)

December 2025•CSIT•SEMESTER-3
December 2025
Max Marks: 70
Duration: 3 Hours
Instructions:

• Attempt any five questions.

• All questions carry equal marks.

Q.1
a)Unit 1

Convert the following:

i) (753)10(753)_{10} to decimal

ii) (4A3)16(4A3)_{16} to binary

iii) (101101.101)2(101101.101)_2 to decimal

iv) (45.625)10(45.625)_{10} to Binary

v) (101101101)2(101101101)_2 to Hexadecimal

vi) (74)8(74)_8 to Excess-3 code

vii) (11011101)2(11011101)_2 to Gray code

Q.2
a)Unit 1

Simplify the following function using 3-variable K-map: F(A,B,C)=Σ\Sigmam(1,2,3,7) Also draw the simplified logic diagram.

b)Unit 1

Implement the Boolean function using only NAND gates: F(A,B,C)=AB+A'C

Q.3
a)Unit 2

Explain the working of a Full Adder with truth table and logic diagram. Why is it required in arithmetic circuits?

b)Unit 2

Implement the Boolean function F(A,B,C)=Σ\Sigmam(1,3,6,7) using a 4:1 multiplexer.

Q.4
a)Unit 2

Design a decimal-to-BCD encoder and explain its working.

b)Unit 3

Explain the working of a Master-Slave J-K flip-flop with timing diagram. alt=''

Q.5
a)Unit 3

Explain asynchronous counters and synchronous counters. Compare them with respect to speed and hardware complexity.

b)Unit 2

Implement the Boolean functions using PLA: F1=A'B+AC, F2=AB'+BC' Draw the PLA programming table.

Q.6
a)Unit 4

Explain the working of a Sample and Hold circuit with neat diagram. Why is it required in ADC systems. alt=''

b)Unit 4

Explain the internal block diagram and working of IC 555 Timer. Discuss any two applications of IC 555. alt=''

Q.7
a)Unit 5

Explain Time Division Multiplexing (TDM) with block diagram. Differentiate between synchronous and asynchronous TDM. alt=''

b)Unit 5

Explain quantization process and quantization error in PCM. How can quantization noise be reduced.

Q.8
a)Unit 1

Logic Gates

b)Unit 2

look-ahead carry generator

c)Unit 3

S-R Flip-Flop

d)Unit 5

Shannon's Channel Capacity Theorem